

***buy electronic components online now.....@***

**a2zelectronic.com**



**Capacitors**



**Diodes**



**Terminal Blocks  
PCB Mountable**



**Transistors**



**LCD Displays**



**Instrument Cooling Fan**



**MOV's  
Metal Oxide Varietors**



**IC's**



**Fuses**

**All Industrial Electronic components Available.**

**Capacitors (D.C. & A/C)  
IGBTs  
MOSFETs  
Semiconductors  
SCRs  
Switches**

**Relays  
Connectors  
Terminal Blocks  
LCD's  
Resistors  
Transistors, Buzzers**

**7 Seg LED Displays  
Instrument cooling Fans  
Fuse & Fuse Holder  
MOV's, Heat Sinks, Diodes  
IC's, Knob's, Trim pots,  
LED Power Supply...etc.,**

# DATA SHEET

For a complete data sheet, please also download:

- The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC
- The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC

## **HEF4508B** **MSI** Dual 4-bit latch

Product specification  
File under Integrated Circuits, IC04

January 1995

Dual 4-bit latch


HEF4508B  
MSI

DESCRIPTION

The HEF4508B is a dual 4-bit latch, which consists of two identical independent 4-bit latches with separate strobe (ST), master reset (MR), output-enable input ( $\overline{EO}$ ) and 3-state outputs (O).

With the ST input in the HIGH state, the data on the D inputs appear at the corresponding outputs provided  $\overline{EO}$  is LOW. Changing the ST input to the LOW state locks the

data into the latch. A HIGH on the reset line forces the outputs to a LOW level regardless of the state of the ST input. The 3-state outputs are controlled by the output-enable input. A HIGH on  $\overline{EO}$  causes the outputs to assume a high impedance OFF-state regardless of other input conditions. This allows the outputs to interface directly with bus orientated systems. When  $\overline{EO}$  is LOW the contents of the latches are available at the outputs.




FAMILY DATA, I<sub>DD</sub> LIMITS category MSI

See Family Specifications

Dual 4-bit latch

HEF4508B  
MSI



- HEF4508BP(N): 24-lead DIL; plastic  
(SOT101-1)
- HEF4508BD(F): 24-lead DIL; ceramic (cerdip)  
(SOT94)
- HEF4508BT(D): 24-lead SO; plastic  
(SOT137-1)
- ( ): Package Designator North America

PINNING

- D<sub>0A</sub> to D<sub>3A</sub>, D<sub>0B</sub> to D<sub>3B</sub> data inputs
- ST<sub>A</sub>, ST<sub>B</sub> strobe inputs
- MR<sub>A</sub>, MR<sub>B</sub> master reset inputs
- EO<sub>A</sub>, EO<sub>B</sub> output enable inputs
- O<sub>0A</sub> to O<sub>3A</sub>, O<sub>0B</sub> to O<sub>3B</sub> 3-state outputs

FUNCTION TABLE

INPUTS				OUTPUT
MR	ST	EO	D <sub>n</sub>	O <sub>n</sub>
L	H	L	H	H
L	H	L	L	L
L	L	L	X	latched
H	X	L	X	L
X	X	H	X	Z

Notes

1. H = HIGH state (the more positive voltage)  
L = LOW state (the less positive voltage)  
X = state is immaterial  
Z = high impedance OFF state

## Dual 4-bit latch


HEF4508B  
MSI

Fig.3 Logic diagram (one 4-bit latch).

## Dual 4-bit latch

HEF4508B  
MSI

## AC CHARACTERISTICS

 $V_{SS} = 0$  V;  $T_{amb} = 25$  °C;  $C_L = 50$  pF; input transition times  $\leq 20$  ns; see also waveforms Fig.4.

	V <sub>DD</sub> V	SYMBOL	MIN.	TYP.	MAX.	TYPICAL EXTRAPOLATION FORMULA	
Propagation delays							
ST → O <sub>n</sub>	5			115	230	ns	88 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		50	100	ns	39 ns + (0,23 ns/pF) C <sub>L</sub>
	15			35	70	ns	27 ns + (0,16 ns/pF) C <sub>L</sub>
LOW to HIGH	5	t <sub>PLH</sub>		115	230	ns	88 ns + (0,55 ns/pF) C <sub>L</sub>
	10			50	100	ns	39 ns + (0,23 ns/pF) C <sub>L</sub>
	15			35	70	ns	27 ns + (0,16 ns/pF) C <sub>L</sub>
D <sub>n</sub> → O <sub>n</sub>	5			95	190	ns	68 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		40	80	ns	29 ns + (0,23 ns/pF) C <sub>L</sub>
	15			30	60	ns	22 ns + (0,16 ns/pF) C <sub>L</sub>
LOW to HIGH	5	t <sub>PLH</sub>		95	190	ns	68 ns + (0,55 ns/pF) C <sub>L</sub>
	10			40	80	ns	29 ns + (0,23 ns/pF) C <sub>L</sub>
	15			30	60	ns	22 ns + (0,16 ns/pF) C <sub>L</sub>
MR → O <sub>n</sub>	5			100	200	ns	73 ns + (0,55 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>PHL</sub>		40	80	ns	29 ns + (0,23 ns/pF) C <sub>L</sub>
	15			30	60	ns	22 ns + (0,16 ns/pF) C <sub>L</sub>
Output transition times	5			60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
HIGH to LOW	10	t <sub>THL</sub>		30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15			20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
LOW to HIGH	5	t <sub>TLH</sub>		60	120	ns	10 ns + (1,0 ns/pF) C <sub>L</sub>
	10			30	60	ns	9 ns + (0,42 ns/pF) C <sub>L</sub>
	15			20	40	ns	6 ns + (0,28 ns/pF) C <sub>L</sub>
3-state propagation delays							
Output enable times							
$\overline{EO} \rightarrow O_n$	5			45	90	ns	
HIGH	10	t <sub>PZH</sub>		20	40	ns	
	15			18	36	ns	
LOW	5	t <sub>PZL</sub>		45	90	ns	
	10			20	40	ns	
	15			18	36	ns	
Output disable times							
$\overline{EO} \rightarrow O_n$	5			35	70	ns	
HIGH	10	t <sub>PHZ</sub>		20	40	ns	
	15			18	36	ns	
LOW	5	t <sub>PLZ</sub>		45	90	ns	
	10			20	40	ns	
	15			18	36	ns	

## Dual 4-bit latch

HEF4508B  
MSI**AC CHARACTERISTICS** $V_{SS} = 0\text{ V}$ ;  $T_{amb} = 25\text{ }^{\circ}\text{C}$ ;  $C_L = 50\text{ pF}$ ; input transition times  $\leq 20\text{ ns}$ 

	$V_{DD}$ V	SYMBOL	MIN.	TYP.	MAX.	
Minimum ST pulse width; HIGH	5	$t_{WSTH}$	50	25	ns	see also waveforms Fig.4
	10		30	15	ns	
	15		20	10	ns	
Minimum MR pulse width; HIGH	5	$t_{WMRH}$	40	20	ns	
	10		24	12	ns	
	15		20	10	ns	
Recovery time for MR	5	$t_{RMR}$	20	0	ns	
	10		20	0	ns	
	15		15	0	ns	
Set-up times $D_n \rightarrow ST$	5	$t_{su}$	35	10	ns	
	10		25	5	ns	
	15		20	0	ns	
Hold times $D_n \rightarrow ST$	5	$t_{hold}$	20	0	ns	
	10		20	0	ns	
	15		15	0	ns	

	$V_{DD}$ V	TYPICAL FORMULA FOR P ( $\mu\text{W}$ )	
Dynamic power dissipation per package (P)	5	$2\,000 f_i + \sum (f_o C_L) \times V_{DD}^2$	where $f_i$ = input freq. (MHz) $f_o$ = output freq. (MHz) $C_L$ = load capacitance (pF) $\sum (f_o C_L)$ = sum of outputs $V_{DD}$ = supply voltage (V)
	10	$9\,000 f_i + \sum (f_o C_L) \times V_{DD}^2$	
	15	$25\,000 f_i + \sum (f_o C_L) \times V_{DD}^2$	

# Dual 4-bit latch

HEF4508B  
MSI




Fig.4 Waveforms showing minimum ST and MR pulse widths, set-up and hold times for D<sub>n</sub> to ST, recovery time for MR and propagation delays from ST to O<sub>n</sub>, to D<sub>n</sub> to O<sub>n</sub> and MR to O<sub>n</sub>.

## Dual 4-bit latch

HEF4508B  
MSI

## APPLICATION INFORMATION

Some examples of application for the HEF4508B are:

- Buffer storage
- Holding registers
- Data storage and multiplexing




Fig.5 Example of a bus register using HEF4508B and HEF4015B.

# Dual 4-bit latch

HEF4508B  
MSI




Fig.6 Example of a dual multiplexed bus register with function select using two HEF4508B and one HEF4019B.

## FUNCTION SELECT

S <sub>A</sub>	S <sub>B</sub>	FUNCTION
L	L	inhibit (all L)
H	L	select A bus
L	H	select B bus
H	H	A <sub>1</sub> + B <sub>1</sub>