

buy electronic components online now.....@

a2zelectronic.com



















All Industrial Electronic components Available.

Capacitors (D.C. & A/C)
IGBTs
MOSFETs
Semiconductors
SCRs
Switches

Relays
Connectors
Terminal Blocks
LCD's
Resistors
Transistors, Buzzers

7 Seg LED Displays
Instrument cooling Fans
Fuse & Fuse Holder
MOV's, Heat Sinks, Diodes
IC's, Knob's, Trim pots,
LED Power Supply...etc.,



October 1987 Revised January 1999

CD4512BC 8-Channel Buffered Data Selector

General Description

The CD4512BC buffered 8-channel data selector is a complementary MOS (CMOS) circuit constructed with N- and P-channel enhancement mode transistors. This data selector is primarily used as a digital signal multiplexer selecting 1 of 8 inputs and routing the signal to a 3-STATE output. A high level at the Inhibit input forces a low level at the output. A high level at the $\overline{\text{Output}}$ Enable ($\overline{\text{OE}}$) input forces the output into the 3-STATE condition. Low levels at both the Inhibit and $\overline{(\overline{\text{OE}})}$ inputs allow normal operation.

Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{DD} (typ.)
- 3-STATE output
- Low quiescent power dissipation: 0.25 μ W/package (typ.) @ V_{CC} = 5.0V
- Plug-in replacement for Motorola MC14512


Ordering Code:

Order Number	Package Number	Package Description				
CD4512BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body				
CD4512BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

Devices also available in Tape and Reel. Specify by appending suffix "X" to the ordering code.

Connection Diagram

Pin Assignments for SOIC and DIP



Truth Table

Address Inputs			Control	Output	
С	В	Α	Inhibit	OE	Z
0	0	0	0	0	X0
0	0	1	0	0	X1
0	1	0	0	0	X2
0	1	1	0	0	Х3
1	0	0	0	0	X4
1	0	1	0	0	X5
1	1	0	0	0	X6
1	1	1	0	0	X7
2	1	1	1	0	0
2	2	2	2	1	Hi-Z

2 = Don't care Hi-Z = 3-STATE condition Xn = Data at input n

© 1999 Fairchild Semiconductor Corporation

DS005993.prf

Absolute Maximum Ratings(Note 1)

(Note 2)

Supply Voltage (V_{DD}) $-0.5 \text{ to } +18 \text{ V}_{DC} \qquad \text{DC Supply Voltage}$ Input Voltage (V_{IN}) $-0.5 \text{ to V}_{DD} + 0.5 \text{ V}_{DC} \qquad \text{Input Voltage (V_{IN})}$

Storage Temperature Range (T_S) $-65^{\circ}C$ to $+150^{\circ}C$

Power Dissipation (P_D)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature, (T_L)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 2)

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The Recommended Operating Conditions and Electrical Characteristics table provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.

DC Electrical Characteristics (Note 2)

Symbol	Parameter	Conditions	-40	-40°C		+25°C		+85°C		Units
Symbol		M		Max	Min	Тур	Max	Min	Max	Omics
I _{DD}	Quiescent Device	$V_{DD} = 5V$, $V_{IN} = V_{DD}$ or V_{SS}		20		0.005	20		150	μΑ
	Current	$V_{DD} = 10V$, $V_{IN} = V_{DD}$ or V_{SS}		40		0.010	40		300	μΑ
		$V_{DD} = 15V$, $V_{IN} = V_{DD}$ or V_{SS}		80		0.015	80		600	μΑ
V _{OL}	LOW Level	$V_{DD} = 5V$		0.05		0	0.05		0.05	V
	Output Voltage	$V_{DD} = 10V$ $ I_{OL} < 1 \mu A$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V _{OH}	HIGH Level	$V_{DD} = 5V$	4.95		4.95	5.0		4.95		V
	Output Voltage	$V_{DD} = 10V$ $ I_{OH} < 1 \mu A$	9.95		9.95	10.0		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15.0		14.95		V
V _{IL}	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V$		1.5		2.25	1.5		1.5	V
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V$		3.0		4.50	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V$		4.0		6.75	4.0		4.0	V
V _{IH}	HIGH Level	$V_{DD} = 5V, V_{O} = 4.5V$	3.5		3.5	2.75		3.5		V
	Input Voltage	$V_{DD} = 10V, V_{O} = 9.0V$	7.0		7.0	5.50		7.0		V
		$V_{DD} = 15V, V_{O} = 13.5V$	11.0		11.0	8.25		11.0		V
l _{OL}	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.78		0.36		mA
	Current	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.0		0.9		mA
	(Note 3)	$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.4	7.8		2.4		mA
Іон	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.2		-0.16			-0.12		mA
	Current	$V_{DD} = 10V, V_{O} = 9.5$	-0.5		-0.4			-0.3		mA
	(Note 3)	$V_{DD} = 15V$, $V_{O} = 13.5V$	-1.4		-1.2			-1.0		mA
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.3		-10 ⁻⁵	-0.3		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.3		10 ⁻⁵	0.3		1.0	μΑ
loz	3-STATE	$V_{DD} = 15V, V_{O} = 0V$		±1.0		±10 ⁻⁵	±1.0		±7.5	μА
	Output Current	$V_{DD} = 15V, V_{O} = 15V$								

Note 3: I_{OH} and I_{OL} are tested one output at a time.

AC Electrical Characteristics (Note 4) $T_A = 25^{\circ}C, \ t_f = t_f = 20 \ \text{ns}, \ C_L = 50 \ \text{pF}$


Cumbal	Parameter	Conditions	0	CD4512BM			CD4512BC		
Symbol			Min	Тур	Max	Min	Тур	Max	Units
t _{PHL}	Propagation Delay	$V_{DD} = 5V$		225	500		225	750	ns
	HIGH-to-LOW Level	$V_{DD} = 10V$		75	175		75	200	ns
		$V_{DD} = 15V$		57	130		57	150	ns
t _{PLH}	Propagation Delay	$V_{DD} = 5V$		225	500		225	750	ns
	LOW-to-HIGH Level	$V_{DD} = 10V$		75	175		75	200	ns
		$V_{DD} = 15V$		57	130		57	150	ns
t _{THL} , t _{TLH}	Transition Time	$V_{DD} = 5V$		70	200		70	200	ns
		$V_{DD} = 10V$		35	100		35	100	ns
		$V_{DD} = 15V$		25	80		25	80	ns
t _{PHZ} , t _{PLZ}	Propagation Delay into	$V_{DD} = 5V$		50	125		50	125	ns
	3-STATE from Logic Level	$V_{DD} = 10V$		25	75		25	75	ns
		$V_{DD} = 15V$		19	60		19	60	ns
t _{PZH} , t _{PZL}	Propagation Delay to Logic	$V_{DD} = 5V$		50	125		50	125	ns
	Level from 3-STATE	$V_{DD} = 10V$		25	75		25	75	ns
		$V_{DD} = 15V$		19	60		19	60	ns
C _{IN}	Input Capacitance	(Note 5)		7.5	15		7.5	15	pF
C _{OUT}	3-STATE Output Capacitance	(Note 5)		7.5	15		7.5	15	pF
C _{PD}	Power Dissipation Capacity	(Note 6)		150			150		pF

Note 4: AC Parameters are guaranteed by DC correlated testing.


Note 5: Capacitance guaranteed by periodic testing.

Note 6: C_{PD} determines the no load AC power of any CMOS device. For complete explanation, see Family Characteristics Application Note, AN-90.

Typical Application




AC Test Circuit and Switching Time Waveforms




Input Connections for $t_{\rm r},\,t_{\rm f},\,t_{\rm PLH},\,t_{\rm PHL}$


Test	Inhibit	Α	X0
1	PG	GND	V_{DD}
2	GND	PG	V_{DD}
3	GND	GND	PG

3-STATE AC Test Circuit and Switching Time Waveforms






Test	S1	S2	S3	S4
t _{PHZ}	Open	Closed	Closed	Open
t_{PLZ}	Closed	Open	Open	Closed
t_{PZL}	Closed	Open	Open	Closed
t _{PZH}	Open	Closed	Closed	Open



7



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.